您现在的位置:首页 > 产品中心 > 编译、仿真/调试产品线 > 编译、仿真/调试产品线
EJ-Debug for Xtensa LX Multi Core

The EJ-Debug for Xtensa LX Multi Core provides a high level of software debugging from your PC/AT or notebook computer.

EJ-Debug II for Arm11

The EJ-Debug II for ARM11 provides a high level of software debugging from your PC/AT or notebook computer.

EJ-Debug II for Arm9

Supports ARM licensed ARM9®  Supports ARM ’s Multi-ICE interface  ARM®/Thumb® state debugging supported

ETM+RTP JTAG Emulator

Works with Code Composer Studio® IDE Supports TI TMS series: TMS470, TMS570* ARM®/Thumb ® state debugging supported

EJ-Debug for Xtensa LX

Supports Tensilica licensed Xtensa LX Supports ICE interface specified by Tensilica Supports Tensilica’s Diamond Standard Processors Supports TIE, FLIX instruction

EJ-Debug for SH-Mobile3

Supports Renesas SH-Mobile 3 series Supports H-UDI interface View and modify the internal peripheral registers 3 hardware breakpoints can be set for address and status conditions Unlimited software breakpoints

EJ-Debug for SH-Mobile

Hardware breakpoints can be set for address and status conditions Unlimited software breakpoints Download to Flash Memory capability Useful for field debugging or maintenance

EJ-Debug for SH-4A

Supports Renesas SH-4A cores Supports H-UDI interface  View and modify the internal peripheral registers  3 hardware breakpoints can be set for address, data, and status conditions 

EJ-Debug for SH4

Supports Renesas SH4 series Supports H-UDI interface View and modify the internal peripheral registers  4 hardware breakpoints can be set for address and status conditions Unlimited software breakpoints  Download to Flash Memo

MIPS仿真器

Ashling’s Opella-XD EJTAG Debug Probe is the fastest available debug probe for embedded development on MIPS™ RISC cores.